A SUB-SAMPLING DIGITAL PM/AM NOISE MEASUREMENT SYSTEM

C.W. Nelson, and D.A. Howe

Time and Frequency Division National Institute of Standards and Technology Boulder, CO 80305 craig.nelson@boulder.nist.gov

Abstract—A digital phase/amplitude modulation (PM/AM) noise-measurement system (DNMS) implementing field-programmable gate array (FPGA)-based digital down-converters (DDCs), and 250 MHz analog-to-digital converters (ADCs) is reported. Performance in the first, baseband Nyquist region shows white phase-noise floors of less than -180 dBc/Hz. With proper pre-filtering of the input signals to prevent undesired aliasing, high-bandwidth track-and-hold amplifiers (THA) extend the operating range of the DNMS to microwave frequencies. Preliminary testing with an 18 GHz THA shows residual white phase-noise floors at 10 GHz of less than -160 dBc/Hz.

I. INTRODUCTION

In the last decade, the digital phase-noise-measurement system (DNMS) has become a powerful tool that allows simple and accurate measurements of phase-noise to be accessible even for the neophyte. The differential measurement of phase between two oscillators with different frequencies, while not requiring a phase lock between the device under test (DUT) and the reference, has greatly simplified the process of measuring phase-noise. The complex analog-frequency synthesis process needed to compare two signals with different frequencies can now be replaced with a simple mathematical scaling factor in the DNMS.



Figure 1. Block diagram for a digital down-converter. Analog-to-digital converter (ADC), In-phase / Quadrature direct digital synthesizer (I/Q DDS).

The basic building block of the DNMS is the digital downconverter (DDC) [1, 2] shown in Figure 1. The DDC is a digital implementation of the traditional In-phase/Quadrature (I/Q) demodulator. The signal to be analyzed is digitized and multiplied by an I/Q reference generated from a numerical oscillator. The I and Q channels are filtered and down-

Work of US Government. Not subject to copyright. No endorsement of any manufacturer is intended or implied.

sampled to a convenient sample rate for mathematical analysis. A rectangular-to-polar conversion of the I and Q signals yields the phase and amplitude of the input signal. The instantaneous phase of the signal is computed directly in units of radians, and no calibration factor is needed. However, because the carrier frequency is directly sampled by an analog-to-digital converter (ADC), one of the primary drawbacks of a DNMS is its limited frequency range of operation.

The modern implementation of the DNMS was created after a Small Business Innovation Research (SBIR) grant request was issued by NIST. This SBIR (SB1341-03-W-0817) was awarded to Timing Solutions Corporation (TSC), and they implemented many important improvements to the standard digital down-converter (DDC) configuration primarily, cross-spectrum analysis and the suppression of common-mode clock noise by the differential measurement between a DUT and a reference [3]. The TSC's implementation consists of a four-channel system where the DUT and reference signals are differentially measured in two parallel measurement systems.



Figure 2. Block diagram of a four-channel DNMS. Reference Source (REF), device under test (DUT), analog to digital converter (ADC), digital down-

converter (DDC). ω_x and ϕ_x are the angular frequency and phase of the reference or DUT. ϕ_{ADCn} represents the ADC quantization noise of channel n suppressed by the cross-spectrum. ϕ_{CLKn} represents clock noise suppressed by common-mode subtraction. N_{ave} is the number of averages in the cross-spectrum calculation.

The common-mode clock noise is suppressed by subtraction in each differential phase measurement. The non-commonmode noise, such as ADC quantization noise, is suppressed by cross-spectrum analysis between the two measurement systems. A block diagram of this configuration is shown in Figure 2.

II. DESCRIPTION OF BASIC MEASUREMENT SYSTEM

The commercially available DNMS that evolved from the SBIR program is sufficient for most users, but our metrology needs at NIST require several additional features and capabilities listed below:

- Dual-reference capability
- Shorter measurement runs
- Higher carrier frequency
- Higher offset-frequency analysis
- Lower noise floors
- Amplitude noise
- Control of all aspects of the measurement

The dual-reference capability allows the DUT to be measured differentially against two independent signal references. The noise of these references is uncorrelated and can be suppressed by cross-correlation. To be able to implement these additional features and capabilities, a four-channel system cross-spectrum PM/AM measurement was constructed at NIST. Each of the four channels digitizes its radio frequency (rf) carrier with a 250 MHz, 16-bit ADC. The four DDCs and decimation chains were implemented in field-programmable gate arrays (FPGA). Cascaded integrator-comb (CIC) polyphase decimators[2,4] were used in the DDC and analysis chain. The cross-spectrum fast-Fourier transforms (FFT) were calculated in a PCI eXtensions for Instrumentation (PXI) host computer interfacing with the FPGA. Figure 3 shows that the residual white phase-noise floor of the DNMS at 10 MHz is less than -180 dBc/Hz.



Figure 3. Residual single-sideband (SSB) phase-noise floor of digital noise measurement system at 10 MHz.

The spectrum of a discrete sampled signal is periodic; therefore, with careful pre-filtering, we can take advantage of aliasing to down-convert signals that lie above the Nyquist frequency. The ADC's selected for our implementation have an analog bandwith of about 600 MHz that allows limited sub-sampling into the third Nyquist region.

III. TRACK-AND-HOLD FRONT-END

In order to achieve digital PM/AM noise analysis at much higher frequencies than the 600 MHz available by the system described above, a track-and-hold analog sampling front-end was constructed for the DNMS. A block diagram of the front-end is shown in Figure 4. The track-and-hold amplifiers with 18 GHz bandwidth and sampling rates of 4 GS/s were selected for the front-end. A fractional-N phaselock loop (PLL) synthesizer with 18 MHz to 3 GHz tuning range was implemented as a common sampling clock for each THA pair. Careful delay-matching of input, output and the clock transmission lines between each THA pair was made to ensure that common-mode clock noise can be strongly rejected. Options for providing an external clock and additional clock outputs including a spread spectrum generator were also implemented. Figure 5 shows the block diagram of the completed sub-sampling digital measurement system utilizing a pair of dual THA modules each with independent sampling clock.



Figure 4. Dual Track-and-hold with common fractional-N PLL sampling clock. Track-and-hold amplifier (THA), Frequency Divider (DIV 1-16). Spread spectrum generator (DSSS GEN)



Figure 5. DNMS with track-and-hold front-end. Track-and-hold amplifier (THA), digital-to-analog converter (ADC), digital down-converter (DDC), reference (REF), device under test (DUT)

IV. PERFORMANCE

A. Residual Noise Tests

Residual single-side-band (SSB) phase-noise floors for the sub-sampling measurement system were made at 2, 10 and 18 GHz and are shown in Figure 6. The noise floors of \mathscr{L} (thermal) = -160, -158 and -144 dBc/Hz and \mathscr{L} (1 Hz) = -122, -110, -110 dBc/Hz were respectively achieved. Rejection of common-mode clock noise via the differential phase measurement was as high as 60 dB. Non-rejected noise was due to non-correlated jitter in the clock circuitry of each individual THA.



Figure 6. Residual SSB phase-noise floor of the sub-sampling DNMS. N = Nyquist region, Approximate Sample rates = 125 MHz, 2 GHz, 2.5 GHz, and 3 GHz, Averaging period ~10 min

B. Absolute Noise Tests



figure 7. Absolute phase-noise of E8241A synthesizer at three carrier frequencies vs. a fixed 10 GHz Phase-locked DRO, Approximate Sample rates = 2 GHz, 2.5 GHz, and 3 GHz, Averaging period ~10 min

Absolute measurements of phase-noise between a commercial synthesizer at three different frequencies and a

fixed-frequency dielectric resonator oscillator (DRO) at 10 GHz are shown in Figure 7. This showcases the capability to measure DUT and reference signals that are not phase-locked and show a carrier frequency ratio as high as five. Independent verification of this measurement was made with a commercial phase-noise analyzer, and the results agreed to within +/-1 dB, with a slightly higher disagreement at 100 kHz offset frequency. Figure 8 shows the same results all normalized to a carrier frequency of 10 GHz.





C. PM/AM Correlations Tests

Figure 9 shows simultaneous amplitude and phase-noise measurements [5] along with the associated correlations between them. These types of correlations may be useful in the analysis of nonlinear oscillator optimization [6].



Figure 9. Amplitude and phase-noise of synthesizer with correlation.

V. CONCLUSIONS

A four-channel 250 MS/s, 16-bit PM/AM digital noise measurement system was constructed, and residual phasenoise floors of \mathcal{L} (thermal) less than -180 dBc/Hz at 10 MHz were achieved. A four-channel track-and-hold front-end for the DNMS was demonstrated with extended measurement capabilities up to 18 GHz. Future research involving the DNMS will include optical sampling [7] to extend the analysis of carrier frequencies out to 40 GHz, faster FPGA-based FFT calculation, and moving to 12-bit, 3.6 GHz analog-to-digital converters.

ACKNOWLEDGMENT

The authors thank Neil Ashby, Corey Barnes, Jason DeSalvo, Archita Hati, Jeramy Hughes, Danielle Lirette, and Frank Quinlan for assistance and useful discussions.

REFERENCES

- [1] R. G. Lyons, *Understanding Digital Signal Processing*, 3rd ed. Prentice Hall, 2010.
- [2] F. J. Harris, *Multirate Signal Processing for Communication Systems*, 1st ed. Prentice Hall, 2004.
- [3] J. Grove, J. Hein, J. Retta, P. Schweiger, W. Solbrig, and S. R. Stein, "Direct-digital phase-noise measurement," in *Frequency Control Symposium and Exposition*, 2004. Proceedings of the 2004 IEEE International, 2004, pp. 287 – 291.
- [4] E. Hogenauer, "An economical class of digital filters for decimation and interpolation," *Acoustics, Speech and Signal Processing, IEEE Transactions on*, vol. 29, no. 2, pp. 155 – 162, Apr. 1981.
- [5] L. B. Ruppalt, D. R. McKinstry, K. C. Lauritzen, A. K. Wu, S. A. Phillips, and S. H. Talisa, "Simultaneous digital measurement of phase and amplitude noise," in *Frequency Control Symposium (FCS), 2010 IEEE International*, 2010, pp. 97–102.
- [6] D. A. Howe, A. Hati, C. W. Nelson, and D. Lirette, "PM-AM Correlation Measurements and Analysis," in *Frequency Control Symposium (FCS), 2012 IEEE International*, 2012.
- [7] A. H. Nejadmalayeri, M. Grein, A. Khilo, J. P. Wang, M. Y. Sander, M. Peng, C. M. Sorace, E. P. Ippen, and F. X. Kartner, "A 16-fs aperture-jitter photonic ADC: 7.0 ENOB at 40 GHz," in *Lasers and Electro-Optics* (*CLEO*), 2011 Conference on, 2011, pp. 1–2.